

AMD TR4(X399)

Promontry 300-Series

01 Cover Sheet	27 Promontory GND	55 ACPI uPI-5VDIMM&3VSB
02 Block Diagram	28 SIO NCT6795D	56~59 CPU Power IR35201 10Phase
03 SP3 USB/LPC/UART/HDA	29 SIO HWM/PS2/Debug LED	60 61 CPU Power SOC IR35204 2Phase
04 SP3 SVI2/WAFL/JTAG/MISC	30 PCIE X16 Slot1& X8 Slot3	62 CPU Power VDDCR_SOC_S5
05 SP3 ACPI/SPI/I2C/CLK/GPIO	31 PCIE X16 Slot4 & X8 Slot6	63 CPU Power Connector/RT9553B
06 SP3 PCIE	32 PCIE X1 SLOT2&5	64 CPU Power 1P8V-MP2147
07 SP3 MEMORY A	33 SATA Connector	65 CPU Power Audio-GS7133
08 SP3 MEMORY B	34 M2_1/M2_2 Connector	66~69 DDR PWR VPP25-MP2145/VTT
09 SP3 MEMORY C	35 M2_3 Connector	70 PROM3-NB685 1.05V/GS7133-2.5
10 SP3 MEMORY D	36 FAN GPIO	71 CPU Power Good
11 SP3 POWER	37 CPU FAN1-TYPE J	72 ATX/Front Panel
12 SP3 Reserved	38 CPU FAN2-TYPE J(PUMP)	73 RTC/Clear CMOS Circuit
13 SP3 DECOUPLING Cap	39 SYSTEM FAN1/2-TYPE L	74 Button/OV Control/NCT3933
14 SP3 GND	40 SYSTEM FAN3/4-TYPE L	75~78 LED MCU Control/EZ Debug LED
15 DDR4 - DIMM_A	41 LAN-Intel I211AT	79 80 Clock Gen/Clock Buffer
16 DDR4 - DIMM_B	42 Audio ALC1220-1	81 APU_HDT_DEBUG
17 DDR4 - DIMM_C	43 Audio ALC1220-2	82 BOM Option
18 DDR4 - DIMM_D	44 USB2.0 Flash BIOS	83 EMI CAP/ SLG IC
19 DDR4 - POWER	45 USB Power	84 History
20 DDR4 - GND	46 USB Rear Side-USB1	85 GPIO MAP
21 CPU STRAPS	47 USB3.0 Rear Side-VR	86 Power Delivery
22 Promontory USB	48 USB3.1 ASM2142-1	87 Power Sequence
23 Promontory PCIE/SATA	49 USB3.1 ASM2142-2	
24 Promontory CLOCK	50 USB2.0 Front Side-JUSB1/2	
25 Promontory GPIO/SMB/SPI	51 USB3.1 TYPE C-Front-JUSB3	
26 Promontory POWER	52 53 54 USB3.0 Front Side-JUSB4/JUSB5(Charge)	

MS-7B09 Ver:1.1

CPU:
AMD TR4
System Chipset:
Promontory X399
(X399 GAMING PRO CARBON AC)


Main Memory:
DDR IV * 8 MAX:256 GB

VRM
IR35201-10Phase
IR35201-3Phase




On Board Chipset:
LPC Super I/O --NCT6975
LAN Intel I211
Azalia CODEC - Realtek ALC1220

Expansion Slots:
From CPU
PCI Express X16 Slot * 2
PCI Express X8 Slot * 2
From FCH
PCI Express X1 Slot * 2



X399 BLOCK DIAGRAM



USB/LPC/UART/HDA




HIGH : Nothing.(If use ASM1x42 or ASM3142)
LOW : Bios running ASM2142 path code.(ASM2142)









AMD CPU SOCKET_SP3R2
N12-094A020-L06





SVI2/WAFL/JTAG/MISC





ACPI/SPI/I2C/CLK/GPIO





SPI ROM (1.8V)



















POWER










Decoupling Grouped by Placement Location

VDDCR_CPU Bottom Side Decoupling:




Bottom Side - In the socket split regions
OEM SKT ONLY; NOT AVAILABLE IN SLT; CAN BE USED FOR RESISTORS







DIMM_A1/A2



DIMM_C1/C2



DIMM_D1/D2



N13-2880771-F02


N13-2880771-F02

MSI MICRO-START INTL CO.,LTD.


DDR4 - DIMM_D

MS-7B09..

Rev 1.1






N13-2880811-F02




N13-2880811-F02

(place resistors close to DIMMs)







N13-2880771-F02




N13-2880771-F02

(place resistors close to DIMMs)














CPU STRAPS

STRAP	DEFINITION
SPI_CLK	1:USE 48MHZ CRYSTAL CLOCK AND GENERATE BOTH INTERNAL AND EXTERNAL CLOCKS(DEFAULT) 0:USE 100MHZ PCIE CLOCK AS REFERENCE CLOCK AND GENERATE INTERNAL CLOCKS ONLY
SYS_RST#	1:NORMAL RESET MODE(DEFAULT) 0:SHORT RESET MODE
LPC_FRAME_L	ROM TYPE SELECT 1:BOOT FROM SPI ROM(DEFAULT) 0:BOOT FROM LPC ROM








GPIO2=0 --> SLG41837
Slave Address:PCB1.0 version
00110000 , Wite , 30
00110001 , Read , 31

GPIO2=1 --> SLG41837
Slave Address:PCB1.1 version
01010000 , Wite , 50
01010001 , Read , 51



5.5A

VDD105

FCH1E

H15

H17

J11

K8

K9

K13

K14

K17

L8

L17

M17

N17

P7

P8

P17

R1

R2

R3

R4

R5

R6

R7

R8

R17

T1

T2

T3

T4

T5

T6

T7

T8

T17

U1

U2

U3

U4

U5

U6

U7

U8

U17

V9

V10

V11

V14

V15

V16

V20

V21

W11

W13

W16

VDD105_0

VDD105_1

VDD105_2

VDD105_3

VDD105_4

VDD105_5

VDD105_6

VDD105_7

VDD105_8

VDD105_9

VDD105_10

VDD105_11

VDD105_12

VDD105_13

VDD105_14

VDD105_15

VDD105_16

VDD105_17

VDD105_18

VDD105_19

VDD105_20

VDD105_21

VDD105_22

VDD105_23

VDD105_24

VDD105_25

VDD105_26

VDD105_27

VDD105_28

VDD105_29

VDD105_30

VDD105_31

VDD105_32

VDD105_33

VDD105_34

VDD105_35

VDD105_36

VDD105_37

VDD105_38

VDD105_39

VDD105_40

VDD105_41

VDD105_42

VDD105_43

VDD105_44

VDD105_45

VDD105_46

VDD105_47

VDD105_48

VDD105_49

VDD105_50

VDD105_51

VDD105_52

POWER

PROMONTORY

AMD-218-0891007-00-RH

900mA

VCC25

C1

C2

C3

D1

D2

D3

D4

D5

D6

E1

E2

E3

E4

E5

E6

F6

K11

K12

K15

K16

M8

M19

N8

N19

P19

R19

V12

V13

V17

VCC25_0

VCC25_1

VCC25_2

VCC25_3

VCC25_4

VCC25_5

VCC25_6

VCC25_7

VCC25_8

VCC25_9

VCC25_10

VCC25_11

VCC25_12

VCC25_13

VCC25_14

VCC25_15

VCC25_16

VCC25_17

VCC25_18

VCC25_19

VCC25_20

VCC25_21

VCC25_22

VCC25_23

VCC25_24

VCC25_25

VCC25_26

VCC25_27

VCC25_28

VCC25_29

VCC25_30

VCC25_31

VCC25_32

VCC25_33

VCC25_34

VCC25_35

VCC25_36

VCC25_37

VCC25_38

VCC25_39

VCC25_40

VCC25_41

VCC25_42

VCC25_43

VCC25_44

VCC25_45

VCC25_46

VCC25_47

VCC25_48

VCC25_49

VCC25_50

VCC25_51

VCC25_52

VCC25_53

VCC25_54

VCC25_55

VCC25_56

VCC25_57

VCC25_58

VCC25_59

VCC25_60

VCC25_61

VCC25_62

VCC25_63

VCC25_64

VCC25_65

VCC25_66

VCC25_67

VCC25_68

VCC25_69

VCC25_70

VCC25_71

VCC25_72

VCC25_73

VCC25_74

VCC25_75

VCC25_76

VCC25_77

VCC25_78

VCC25_79

VCC25_80

VCC25_81

VCC25_82

VCC25_83

VCC25_84

VCC25_85

VCC25_86

VCC25_87

VCC25_88

VCC25_89

VCC25_90

VCC25_91

VCC25_92

VCC25_93

VCC25_94

VCC25_95

VCC25_96

VCC25_97

VCC25_98

VCC25_99

VCC25_100

VCC25_101

VCC25_102

VCC25_103

VCC25_104

VCC25_105

VCC25_106

VCC25_107

VCC25_108

VCC25_109

VCC25_110

VCC25_111

VCC25_112

VCC25_113

VCC25_114

VCC25_115

VCC25_116

VCC25_117

VCC25_118

VCC25_119

VCC25_120

VCC25_121

VCC25_122

VCC25_123

VCC25_124

VCC25_125

VCC25_126

VCC25_127

VCC25_128

VCC25_129

VCC25_130

VCC25_131

VCC25_132

VCC25_133

VCC25_134

VCC25_135

VCC25_136

VCC25_137

VCC25_138

VCC25_139

VCC25_140

VCC25_141

VCC25_142

VCC25_143

VCC25_144

VCC25_145

VCC25_146

VCC25_147

VCC25_148

VCC25_149

VCC25_150

VCC25_151

VCC25_152

VCC25_153


VCC25_154


V

GND


PROMONTORY

AMD-218-0891007-00-RH


 MICRO-START INT'L CO.,LTD.		
Title		
Promontory GND		
Size	Document Number	Rev
	MS-7B09..	1.1
Date:	Tuesday, July 18, 2017	Sheet 27 of 87



PCI EXPRESS X16 SLOT




PCI EXPRESS X8 SLOT



PCI EXPRESS X16 SLOT


PCI_E4



N11-1641491-L06

C71-27117P1-N07

PCI_E6



N11-1000221-L06

C71-27117P1-N07

T70-7SZ0800-F01

Link to the future

MICRO-START INT'L CO.,LTD.

PCIE X16 Slot4 & X8 Slot6

Size: **MS-7B09..**



Document Number: **MS-7B09..**

Date: Tuesday, July 16, 2017



Sheet: 31 of 87

Rev: 1.1

```
PCIEX1 12V 0.5A
3.3V weak 375mA
```




N11-0360211-F02








N11-0360211-F02

PCI Express X1 slot


+12V	- 1 A
+3.3Vaux (wake)	- 750mA
+3.3Vaux (no wake)	- 40mA
+3.3V	- 6.0A




SATA Connector




M.2 Connector




A.2 Connector




M.2 Connector






TYPE J : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO

1. PWM/DC/OC LED (現在是改成R/G/B3色LED)
2. GPIO可以由BIOS切換 PWM/DC MODE
3. OCP拉回GPIO給BIOS認
4. PWM OR DC FAN拉回GPIO給BIOS認
5. FAN轉 加快的時候由SOFTWARE 控制GPIO讓燈的變化



1. MODE : USE MODE PIN change FAN MODE (PWM or DC FAN)
2. FAULT : USE FAULT PIN Triger OVT/OC Protection, LOW Atcive (Reserve NEW IC)
3. FM : USE FM PIN For BIOS USE to Detect PWM or DC FAN & Show information (Reserve NEW IC)

1. PWM/DC/OCF LED (現在是改成R/G/B3色LED)
2. GPIO可以由BIOS切換 PWM/DC MODE
3. OCF拉回GPIO給BIOS認
4. PWM OR DC FAN拉回GPIO給BIOS認
5. FAN轉 加快的時候由SOFTWARE
控制GPIO讓燈的變化



CPUFAN2_PWM_LED

Q11
2N7002

VCC5

Q3 StuFF 20160505

A circuit diagram showing a diode labeled D1 and a switch labeled S2 connected in parallel. The diode is oriented with its cathode towards the left and its anode towards the right. The switch is a single-pole switch that can connect or disconnect the right side of the parallel branch from the common right rail.

X_NN-2N7002D

★ MCH

Link to the Future **MICRO-STAR**


Size	Document Number
Custom	MS-7B09

Date: Tuesday, July 18, 2017 Sheet 1

1.MODE : USE MODE PIN change FAN MODE(PWM or DC FAN) FAN_OCP_LED(紅)
2.FAULT : USE FAULT PIN Triger OVT/OCP Protection,LOW Atcive (Reserve NEW IC)
3.FM : USE FM PIN For BIOS USE to Detect PWM or DC FAN & Show information(Reserve NEW IC)



RGB
DOC-040S400-H91

```
20161024 Update
DC_FAN_LED( )
PWM_FAN_LED(藍)
FAN_OCP_LED(紅)
```

 MSI <small>Micro-Star International</small>				MICRO-START INTL CO.,LTD.			
<i>Link to the Future</i>							
File							
CPU FAN2-TYPE J(PUMP)							
Size		Document Number				Rev	
Custom		MS-7B09..				1.1	
Date:		Tuesday, July 18, 2017		Sheet		38 of 87	

TYPE L : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

1. Mode GPIO BIOS can switch PWM/DC Mode
2. FM:BIOS can read FAN PWM/DC Mode

colay NCT3961


OCSET	R1
1.2~1.8A	100K
2.2~2.8A	49.9K
3.2~3.8A	10K

colay NCT3961


OCSET	R1
1.2~1.8A	100K
2.2~2.8A	49.9K
3.2~3.8A	10K

TYPE L : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

1. Mode GPIO BIOS can switch PWM/DC Mode
2. FM:BIOS can read FAN PWM/DC Mode



Resever For FIX DC or PWM MODE USE By PM SPEC



Resever For FIX DC or PWM MODE USE By PM SPEC

LAN-- I211AT

24 LAN_PM_CLKBP
24 LAN_PM_CLKGN
23 LAN_PM_TXBP
23 LAN_PM_TXGN
23 LAN_PM_RXBP
23 LAN_PM_RXGN

25,32,48
5,25,30,31,32,34,35,48

C785 X 100p50N
R562 X OR
R561 OR
R568 8.2KR/4
LAN_RST#
PM_WAKE#
APU_WAKE#

+3.3V_LAN2
R564 3.3KR/4
R566 3.3KR/4
LAN_WAKE#

RSVD12_PU
RSVD13_PU
RSVD14_PU
RSVD15_PU
RSVD36_PU
RSVD34_PU
RSVD35_PU

RSVD2_PD
RSVD3_PD
RSVD6_PU
RSVD6_PU
RSVD7_PU
RSVD9_PU
RSVD9_PU
RSVD43
RSVD44






JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_CLK

LED2_100#
LED2_LINK#
LED2_1000#
LED0
LED1
LED2

+3.3V_LAN2
R570 3.3KR/4
R571 3.3KR/4
R572 3.3KR/4

+3.3V_LAN2
R573 3.3KR/4
R574 3.3KR/4
DEV_OFF_N
LAN_PWR_GOOD

2016.07.21 Add Disable LAN Function



i211

MDI_PLUS[0]
MDI_MINUS[0]
MDI_PLUS[1]
MDI_MINUS[1]
MDI_PLUS[2]
MDI_MINUS[2]
MDI_PLUS[3]
MDI_MINUS[3]

CTOP
GBOT
XTAL2
XTAL1
RSET

VDD1P5_OUT
VDD0P9_OUT
VDD1P5-1
VDD1P5-2
VDD0P9-1
VDD0P9-2
VDD0P9-3
VDD0P9-4

VDD3P3-1
VDD3P3-2
VDD3P3-3
VDD3P3-4
SDP0
SDP1/PCIE_DIS
SDP2
SDP3

NC
GND

AVDD15_LAN2
VDD09_LAN2
+3.3V_LAN2

Y4
25MHZ18p_S-HF-9

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_25MCLK
LAN2_100#
LAN2_1000#
LAN2_100#_C

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N



LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N




LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N
LAN2_MDIO_P
LAN2_MDIO_N

N58-23F0111-F02







120mA




LAN COVER待pm提供

ALC1220







OC : C11-1067514-T04
GAMING: C91-1001611-N10




Close to Jack

ESD protect
D0G-2950500-SI0
D0G-3010510-I05





Rear Line OUT De-POP circuit

(De-pop circuit for Rear Line out & Front Headphone out)






Digital

Analog



USB Flash BIOS

Host USB connector





ESD close to connector.
(use usb3.0 ESD for eye diagram)

Reserved for when F75501 Hotkey device fail use



* All close to Front IO side

REAR Flash BIOS USB PORT 9




USB Connector power come from UP7537
provide(USB Hotkey Connector same)

PS2+USB





OC# signal connect to
SB OC pin.

USB Power









Rear
Front




	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0


USB1




USB2




I9B-M14640C-AD0




I9B-M14640C-AD0




I9B-M14640C-AD0



I9B-M14640C-AD0








I9B-SB2111C-T07



I9B-SB2111C-T07


USB2.0







N53-36M0061-L06

1.8A

USB2.0




USB2.0



N53-36M0061-L06

1.8A


Use pure PCIE must provide CLK



ASM3142


B02-031420C-AD0

Minimum gap should be greater of
>15mil with other signal.




Layout Guide:

- 1.) USB3.1 to Connector Total Length < 1.5"
- 2.) VIA hole < 2




Power Consumption

	3.3V	3.3VSUS	2.5V	1.1V	1.1VSUS	Unit
ASM3142	TBD	TBD	TBD	TBD	TBD	mA
ASM2142	4	9	220	470	10	mA




B02-031420C-AD0




2016.07.21 Add


Disable ASM1142 Function




ASM3142 1.1v Core Power




ASM3142 1.1v Suspend Power



ASM3142 2.5v Analog Power




EEPROM



M31-25L1022-M24

M: M31-25L1022-M24 (1M)
S: M31-25X2023-W03 (2M)



Current Mode




I_SEL0 : I_SEL1	
X 0	Default for 900mA
0 1	1.5A @5V
1 1	3A @5V

1.5A under S3 mode
3A under S0 mode

VBUS OC#




USB Type-C MUX with Configuration Channel (CC)




MODE_SEL	
1	CCL MODE (default)
0	Mux MODE

ROLE_SEL	
1	DFP role (default)
0	UFP role

VCONN_EN	
1	enable
0	disable




I98-M15430C-AD0




3 A
min 80mil.

TYPE-A




LAN+USB TYPEA




N58-23F0111-F02

TYPE-C




ESD Protection
NEAR CONNECTOR











TYPEC




N53-24M0040-L06




JUSB1+JUAB2



USB 3.1-Type-C



USB Type-C MUX with Configuration Channel (CC)



EQA/B are the selection pins for the equalization selection			
EQA/B	Equalizer setting (dB)		
	@2.5GHz	@5GHz	
0	5.1	10.9	
R	1.9	6.7	
F	3.5	8.9 (Default)	
1	6.8	13.1	



Flat Gain Setting:
FGA/B are the selection bits for the DC gain

	Flat Gain Settings
<i>FGA/B</i>	<i>dB</i>
0	-3
R	-1.5
F	0 (Default)
1	+2


-1dB compression point linear Swing Setting:
SWA/B are the selection bits for the output linear swing setting

SWA/B	$mType$	Output Linear Swing Settings
0	800	
R	1200	
F	1000 (Default)	
1	1100	


Current Mode






JUSB3













VBUS OC#



VCOM OC#






USB 3.0-JUSB4







USB 3.0-JUSB5 With Charge(BC1.2)





1.7A+1.7A






USB3.0
D0G-06A050C-A68 Main
D0G-05A0300-I14 AVL
USB2.0
D0G-0200529-A68 Main
D0G-0100619-I05 AVL





5VDUAL_USB




USB POWER PORT 0 For USB Charging




USB POWER PORT 1 For USB Charging




5VDIMM FOR DDR



5VDUAL For 3VSB、CPU 1.8V 、VDDP




3VSB




Note:VID Override Circuit

		BOOT VOLTAGE	
SVC	SVD	Pre_PWROK	Metal VID
0	0	1.1	
0	1	1.0	
1	0	0.9	
1	1	0.8	

Vcore: ICC Max 240A
LL: 0.3 mohm
OCP: 400A














Link to the Customer





MICRO-START INTL CO.,LTD.

CPU Power-IR35201 10-Phase		
Size	Document Number	Rev
Custom	MS-7B09..	1.1
Date:	Tuesday, July 18, 2017	Sheet 56 of 87

CPU_CORE Driver IC VCORE Double 10-PHASE









80A
OCP=120A

SOC: ICC Max 80A
LL: 0.5 mohm
OCP: 120A




CPU_SOC Driver+MOS IC

3-PHASE




VDDCR_SOC_S5 0.9V


2A






CPU POWER CONNECTOR



VRM_Enable circuit



RT9553 CURRENT SENSE




OCP:36A (Without CPU_SOC PWR)
Real OCP:45~59A

$I_{3933_imon} \cdot [R_{17} \cdot R_{18} / (R_{17} + R_{18})] = I_{step} \cdot R_{dcr} \cdot 100$
 $I_{3933_imon} = 10\mu A / step$
 $I_{step} = 4.785A$


FOR CPU 1.8V S0

3A




FOR CPU 1.8V S5

1A









VDDIO_AUDIO Circuit 1.5V 0.25A



4DIMM :2.24A FOR DDR VPP2.5V




2.5*0.257~0.125V
JE3D79 DDR4 max 3V



MSI MICRO-START INTL CO.,LTD.

DDR PWR VPP25VTT-MP2145		
Size	Document Number	Rev
Custom	MS-7B09..	1.1
Date:	Tuesday, July 18, 2017	Sheet 66 of 87

OCP: 50A



DDR4_1.2V 15A+9.5A+1.2A=26A
15A FOR CPU
9.5A FOR 4DIMM
1.2A FOR DDR VTT
OCP: 50A

5V DIMM_23

CHOKE18

C157 0.1uF






C158 0.1uF

EC44

EC45




5V DIMM_IN_2

5V DIMM_IN_1






DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



DDR VTT Power


To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




1.05V
S0:5.5A
S5:0.05A

support OV=>NB685



IMAX 10A
ILIMIT=10A~12A
IOC=ILIMIT+40%*IMAX/2=12A~14A.

$$0.7776\mu H < L < 1.1664\mu H$$



0.05A



2.5V; 900mA




ALL POWER GOOD MUX




When you use external buffer
then you cannot let APU PWR_GOOD pin float
in any sleep state.
If you're buffer use 3.3V_S0 and you need Pull-down 100K
If you're buffer use 3.3V_S5 and you don't need PD.


S0 PG
S5 PG




ATX POWER CONNECTOR




FRONT PANNEL




TPM





LED (for NCT6795D)




Voltage Mearsure Point




Close to output of IC




RTC & Clear CMOS Circuit




For RTC Backup



Clear CMOS&Flash Back button




LED MCU



Control	Net Name	PWM USE	Connector
PCH	LED_GPIO	No Use	JPIPE_LED1
AUDIO Cover	LED_GPIO_01	No Use	JPIPE_LED2
MOS/IO cover	LED_GPIO_02	No Use	JPIPE_LED3
LED STRIPLINE	RGB_STRIP_OFF#	PWM1	JLED1
Board Side LED	COM1-8	PWM2	RGB LED
PCIE Side LED	COM1-4	PWM1	RGB LED


1 PCH HEATSINK LED

PCS LED*0.16W=W




2 AUDIO/IO Cover LED

PCS LED*0.16W=W









JPIPE_LED3 no SPEC

EXTERNAL POWER INPUT





LED Demo Button



LED STRIPLINE

2016.07.06 only reserve now
2016.08.02 Add +12V_LED 0.1uF 2016.08.02 stuff ESD



N31-1040321-P05



外接LED 燈條 (RGB)

---- PCB 文字面 (JLED1)

---- 手冊註明 RGB 接頭支援標準 5050 RGB LED 燈條 (12V/G/R/B) , 燈條總輸出電流限制為3安培 (12 伏特) , 長度限制為2公尺 (待7A20驗證)


BOARD SIDE LED *8

DOC-040R700-H91
Forward Current 20mA
Pulse Forward Current 30-60mA




DIMM_SLOT FORM SIO

D0C-040P100-H91/D0C-040S500-E07




PCIE_SLOT LED*4 FORM MCU

D0C-040S400-H91




Debug LED




LED	GPIO	AGPIO84_0	AGPIO85_0	EGPIO84_1	EGPIO85_1
亮		GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅		GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)


AMD AMP Detect LED



CLOCK GEN



CLOCK SWITCH















CLOCK BUFFER













5,15,17,36,44,56,60,67,68,73,74,75,79
5,15,17,36,44,56,60,67,68,73,74,75,79

SPD_SMBUS_CLK
SPD_SMBUS_DATA

SPD_SMBUS_CLK
SPD_SMBUS_DATA



INPUTS			OUTPUTS
CLR	CLK	D	Q
H	↑	L	L
H	↑	H	H
H	H or L	X	Qo
L	X	X	L



MSI MICRO-START INTL CO.,LTD.

File: **CLOCK Buffer0831**

Size: Custom







Document Number: **MS-7B09..**

Date: Tuesday, July 18, 2017


Sheet: 80 of 87

Rev: **1.1**


Stuff for first model




$$\begin{aligned} IB &= (AMD_HDTPWR - V_{be}) / 4.7k \\ (1.8 - 0.95) / 4.7k &= 0.181mA \\ IC &= (V_c - V_{ce}) / 10k \\ (1.8 - 0.2) / 10k &= 0.16mA \\ IB &= (V_b - V_{be}) / 10k \\ (1.75 - 0.95) / 10k &= 0.08mA \\ IC &= (V_c - V_{ce}) / 10k \\ (3.3 - 0.2) / 10k &= 0.16mA \end{aligned}$$
$$\begin{aligned} B * Ib > Ic &= 10 * 0.181 = 1.81 > 0.16 \\ B * Ib > Ic &= 10 * 0.08 = 0.8 > 0.16 \end{aligned}$$



HEAT SINK




CPU Socket



VR COVER



Simulation



MANUAL PART

AMI1

AMI LABEL

G51-M1SPXXA-A09

CFOS1

Label

Y02-MU00170-CFO

NAHIMIC1

Label

Y02-MU00100-NAH

MKT1

Label

G51-M1SPL82-Q13

XSPLIT1

Label

Y02-MA00401-XSP

SSE1

Label

Y02-MA00101-SSE

SLI1

Label

Y01-RNVIDIN-000

BAT1_X1


BAT-QR2032


D06-0105101-K26






VER: 1.0 --> 601-7B09-01S
VER: 1.1 --> 601-7B09-02S

Optics Orientation Holes



 MSI <small>Micro-Start Int'l Co., Ltd.</small>			
Link to the Future			
Title			
BOM OPTION			
Size	Document Number	Rev	
Custom	MS-7B09..	1.1	
Date:	Tuesday, July 18, 2017	Sheet	82 of 87

Add for EMI



BIOS Defulat
1.21V

